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We report on a demonstration of top-gated graphene field-effect transistors (FETs) fabricated on epitaxial SiC substrate. Compo-
site stacks, benzocyclobutene and atomic layer deposition Al2O3, are used as the gate dielectrics to maintain intrinsic carrier mo-
bility of graphene. All graphene FETs exhibit n-type transistor characteristics and the drain current is nearly linear dependence on 
gate and drain voltages. Despite a low field-effect mobility of 40 cm2/(V s), a maximum cutoff frequency of 4.6 GHz and a max-
imum oscillation frequency of 1.5 GHz were obtained for the graphene devices with a gate length of 1 μm. 
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Graphene, consisting of one or a few carbon atomic layers 
packed into a two dimensional (2D) hexagonal lattice, has 
attracted enormous attention over the last few years [1]. 
Graphene exhibits impressive transport properties, including 
high carrier mobility and saturation velocity [2]. As a result, 
it is a good candidate for radio-frequency (RF) field-effect 
transistor (FET) applications. So far, high quality graphene 
device with a maximum cutoff frequency (fT) of 300 GHz 
has been obtained on thin exfoliated films of graphite [3]. 
Although an excellent method to obtain single devices for 
scientific research, exfoliation is impractical for large-scale 
manufacturing of graphene sheets. However, mass produc-
tion can be solved by epitaxial growth on SiC or metal-  
catalyzed chemical vapor deposition (CVD) [4,5]. To date, 
graphene FETs with fT beyond 100 GHz have also been 
achieved using graphene films synthesized by both methods 
[6,7]. Graphene by epitaxy on SiC is directly obtained on 
semi-insulating SiC substrates, so that no transfer is re-
quired before processing devices, as compared with the 
CVD method. Recently, graphene integrated circuits have 
been realized on SiC wafers [8], showing potential in prac-
tical applications. Nevertheless, the graphene on SiC sub-
strates is still cost ineffective and not compatible with Si 
technologies. 
In this work, we present DC and RF performance of 
graphene FETs developed on SiC substrates. The graphene 
transistors are fabricated by the conventional top-down ap-
proach, holding the potential of compatibility with other 
semiconductor materials. An organic polymer film is intro-
duced between graphene and regular gate dielectrics to 
minimize mobility degradation in top-gated graphene FETs. 
The output characteristics are nearly linear without clear 
current saturation before device breakdown. With a gate 
length of 1 μm and a low field-effect mobility of 40 cm2/(V s), 
a maximum cutoff frequency of 4.6 GHz and a maximum 
oscillation frequency (fMAX) of 1.5 GHz were measured.  
The graphene was epitaxially grown on SiC. From the 
intensity ratio of the G peak to SiC substrate peaks and the 
shape of the 2D peak in the measured Raman spectrum of 
the graphene [9,10], it can be determined that most of the 
surface was covered by monolayer graphene, and only in 
few regions associated with pits bilayers started forming; 
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thus, we can consider these graphene sheets to be quasi- 
monolayer films. Arrays of graphene RF FETs on SiC sub-
strate are fabricated using conventional top-down lithogra-
phy and processing techniques. The schematic view of the 
graphene device is shown in Figure 1. The source and drain 
contacts are formed by optical lithography and lift-off and 
consist of 10 nm Ti and 50 nm Au. To define the graphene 
channel and isolate individual devices, regions of graphene 
are etched in an oxygen plasma using photoresist as the etch 
mask. The gate dielectric film consists of first 10 nm of an 
organic seed layer made of benzocyclobutene, followed by 
an 8 nm film of Al2O3 deposited by atomic layer deposition 
(ALD). Details of the fabrication processes are presented in 
[11]. Finally, the gate electrodes consisting of Ti/Au metals 
(10 nm/50 nm) are formed by optical lithography and lift- 
off. Figure 2 shows an optical image of a dual-channel gra-
phene FET with a gate length of LG=1 μm. The width of 
each channel is 20 μm and the spacing between the source 
and drain electrodes is 2 μm. Electrical measurements of the 
graphene transistors were performed at room temperature in 
ambient environments. 
It is essential to adopt a proper gate dielectric that does 
not significantly degrade carrier mobility, allowing for high 
carrier motilities to be retained in top-gated operation. The 
composite stacks have been proven to meet the require-
ments on gate dielectric [11]. Briefly, the gate dielectric 
layers are deposited on graphene prepared by mechanical 
exfoliation on SiO2/Si substrates. Electrical measurements 
are taken using the Si substrate as the back gate, and no 
evidence of damage to the graphene in the form of a re-
sistance increase or transconductance decrease is observed 
with the deposition of the composite dielectrics. Therefore, 
the introduction of the organic seed layer before Al2O3 ALD 
not only facilitates the high-κ gate Al2O3 deposition through   
 
 
Figure 1  Schematic view of the dual-gate graphene transistor. 
 
Figure 2  Optical microscope image of a graphene FET. 
methyl groups contained within the polymer on the other-
wise inert graphene surface but also preserves the intrinsic 
carrier mobility of the active graphene layer. In addition, the 
gate leakage current is in the range of ~1 nA/μm2 or less, 
which is negligible in the device characterization presented 
here. 
The drain current ID, measured as a function of gate 
voltage VG, as shown in Figure 3, exhibits dominant n-type 
characteristics, differing from the ambipolar characteristics 
typically observed in exfoliated and CVD graphene [11]. 
For all of our graphene FETs, the Dirac point (the current 
minimum) always occurs at VG<6 V. The device trans-
conductance gm, defined by dID/dVG, is nearly constant over 
a wide VG range in the on-state (right axis in Figure 3). The 
peak extrinsic gm of 17 mS/mm is measured at drain voltage 






  , where CG is the gate capacitance, is ob-
tained from gm. With a reasonable value of CG=1.83×10
3 
F/m2 [11], the low-field μFE is estimated to be ~40 cm2/(V s) 
at VD=0.1 V. One should notice that mobility extracted by 
this method is inevitably underestimated, because the influ-
ences of contact resistance are not excluded [7,11]. The 
contact resistance plays a dominant role in graphene devices 
and has an exponentially detrimental impact on the trans-
conductance [12]. However, unlike the case of Si FET de-
vices, there is currently no proven way to reduce the contact 
resistance of graphene transistors; a greater undertaking is 
required to reduce this resistance. 
The output characteristics of graphene FET are different 
from those of conventional Si transistors because of the 
absence of a band gap in graphene [1]. A nearly linear ID-VD 
dependence for all gate voltages is observed up to a drain 
voltage of 3.5 V as shown in Figure 4, so the device trans-
conductance increases with rising drain voltage for these 
graphene FETs. 
High-frequency scattering parameters (S) of the graphene 
FETs are measured up to 5 GHz by an Agilent E8363B 
network analyzer using ground-signal-ground probes. Short 
and open structures are used to de-embed the signals of the 
parasitic capacitance and the series resistance associated  
 
 
Figure 3  Transfer characteristics of the graphene FET at VD=3.5 V. 
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Figure 4  Output characteristics of the graphene FET at different VG, from 
5 to 1 V in steps of 1 V. 
with the pads and connections. This de-embedding proce-
dure is a well-established standard method and is performed 
using an “open” test structure without graphene and a 
“short” test device where the gate, source, and drain elec-
trodes are all connected by metals. The layouts of these 
open and short structures are strictly identical to that of the 
active device. 
Figure 5 shows the measured current gain |h21|, after the 
de-embedding, as a function of frequency for graphene FET. 
The current gain |h21| is obtained from the measured S pa-
rameters using the following formula: h21 = −S21/[(1−S11) 
× 22 12 21(1 )S S S   ]. |h21|2 can be converted into dB by 
20log |h21|. The current is then plotted against the frequency 
in log scale, following a 1/f dependence, which is equivalent 
to 20 dB/decade dependence. This 20 dB/decade fre-
quency dependence suggests a conventional FET-like be-
havior for graphene transistors. The cutoff frequency fT, 
defined as the frequency at which the current gain becomes 
unity, is one of the most important figures-of-merit for 
characterizing RF transistors. For our graphene FETs with 
LG=1 μm, a maximum fT of 4.6 GHz is measured at VD=  
3.5 V. 
In addition to the current gain, the graphene FETs also 
possess power gain at gigahertz frequencies, as shown in 
Figure 5. The maximum frequency fMAX [11] defined as the 
frequency at which the power gain is equal to one, is meas-
ured to be 1.5 GHz for the graphene FET with fT =4.6 GHz. 
It is noted that fMAX, unlike fT, is highly dependent on the 
device layout and interconnects, including the metal thick-
ness that affects the gate and source/drain resistance. 
Therefore, fMAX can be further enhanced by optimizing the   
 
Figure 5  Plot of short circuit current gain (circle) and power gain (trian-
gle) versus frequency. The fT is 4.6 GHz and the fMAX is 1.5 GHz for the 
graphene device. 
gate structure, such as decreasing the gate resistance with a 
thicker metal stack or with a multi-finger gate layout. 
In summary, graphene FETs were fabricated on semi- 
insulating SiC substrates with composite stacks as gate die-
lectric. Typical n-type characteristics without clear current 
saturation were observed. Even though only a low field- 
effect mobility was acquired, epitaxial graphene transistors 
have already shown decent performance in the GHz fre-
quency range. With further improvement of the quality of 
the graphene material and optimization of the device struc-
ture, graphene RF FETs could achieve more superior per-
formance. 
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